Knowledge base: Warsaw University of Technology

Settings and your account

Back

Control module of a dynamic partial reconfiguration process of the FPGA

Mikołaj Chwalisz

Diploma type
Engineer's / Bachelor of Science
Diploma type
Engineer's thesis
Author
Mikołaj Chwalisz (FEIT) Mikołaj Chwalisz,, The Institute of Telecommunications (FEIT)Faculty of Electronics and Information Technology (FEIT)
Title in Polish
Moduł zarządzania procesem częściowej rekonfiguracji układów FPGA
Supervisor
Mariusz Rawski (FEIT) Mariusz Rawski,, The Institute of Telecommunications (FEIT)Faculty of Electronics and Information Technology (FEIT)
Certifying unit
Faculty of Electronics and Information Technology (FEIT)
Affiliation unit
The Institute of Telecommunications (FEIT)
Language
(pl) Polish
Status
Finished
Issue date (year)
2009
Internal identifier
ENIT-PI.003151
Keywords in Polish
FPGA, REKONFIGURACJA DYNAMICZNA, SYSTEMY WBUDOWANE

Uniform Resource Identifier
https://repo.pw.edu.pl/info/bachelor/WUT2a75f5f398fe472aaee48b40bbaaf535/
URN
urn:pw-repo:WUT2a75f5f398fe472aaee48b40bbaaf535

Confirmation
Are you sure?
Report incorrect data on this page