Modeling the Tunnel Field-Effect Transistor Based on Different Tunneling Path Approaches
Piotr Wiśniewski , Bogdan Majkusiak
AbstractIn this paper, the effect of a choice of the tunneling path approach on electrical characteristics of the silicon tunnel field-effect transistor (TFET) is theoretically investigated with the use of a developed 2-D semiclassical numerical simulator and a nonlocal band-to-band tunneling generation model. Three different tunneling path approaches are defined and examined: horizontal path, maximum valence band gradient, and minimum tunneling distance. Double-gate (DG) and single-gate (SG) transistor structures are considered, and effects of the silicon body thickness and the gate-source overlap are investigated. The differently defined tunneling paths lead to significantly different on currents. It is shown that the minimum tunneling distance approach results in the highest tunnel current, whereas the horizontal path approach underestimates the current, especially for thick semiconductor body layers and the SG transistor structures. A choice of the tunneling path approach can be crucial for the accuracy of modeling the drain current of the TFETs.
|Journal series||IEEE Transactions on Electron Devices, ISSN 0018-9383, (A 35 pkt)|
|Keywords in English||Interband tunneling, semiconductor devices, tunnel transistors|
|project||The Development of Design, Processing and Testing Methods of the Electronic Devices and Materials for Microelectronics and Optoelectronics. Project leader: Szczepański Paweł,
, Phone: (48 22) 234 58 70, start date 01-01-2015, planned end date 31-12-2015, end date 31-05-2016, IMiO/2015/STATUT/1, Implemented
|Score|| = 35.0, 11-03-2019, ArticleFromJournal|
= 35.0, 11-03-2019, ArticleFromJournal
|Publication indicators||: 2017 = 1.49; : 2017 = 2.62 (2) - 2017=2.746 (5)|
* presented citation count is obtained through Internet information analysis and it is close to the number calculated by the Publish or Perish system.