Implementation of PCIe-SerDes-DDR3 Communication in a Multi-FPGA Data Acquisition System
Adrian Byszuk , Piotr Kolasiński , Krzysztof Poźniak , Wojciech Zabołotny , Grzegorz Henryk Kasprowicz
AbstractThis paper describes the embedded system used to store and transfer large amounts of data in a multichannel data acquisition system for the GEM detector. The stored data is used for diagnostics purposes. System consists of an embedded mini ITX motherboard connected through the PCI Express (PCIe) link to a backplane FPGA. The backplane FPGA is connected through the SerDes/GTP links to (up to) 4 carrier boards. Each carrier board is connected to (up to) 4 FMC modules. System allows for a high speed data transfers between the ITX motherboard and the backplane or carrier modules. Due to high performance/reliability requirements, special care is taken for a proper data error correction/packet retransmission scenarios. There is also need for a proper communications diagnostics and a system addressing abstraction. Due to a distributed nature of described data acquisition system, data stored in DDR memory has to have a specific structure. This structure allows for a proper synchronisation of data between all the carrier boards.
|Book||Romaniuk Ryszard (eds.): Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013, vol. 8903, 2013, SPIE P.O. Box 10, Bellingham, Washington 98227-0010 USA , SPIE, ISBN 9780819497857, [ISSN 0277-786X ], 410 p., DOI:10.1117/12.2049644|
|Keywords in English||DDR memory, field programmable gate array, serdes, communication|
|Score|| = 10.0, 29-08-2020, BookChapterMatConfByIndicator|
= 15.0, 29-08-2020, BookChapterMatConfByIndicator
|Publication indicators||= 2; = 0; = 2.0|
|Citation count*||2 (2020-09-26)|
* presented citation count is obtained through Internet information analysis and it is close to the number calculated by the Publish or Perish system.