Optimized Ethernet Transmission of Acquired Data from FPGA to Embedded System
AbstractThis paper presents a simple system consisting of the FPGA core, network protocol and Linux kernel driver, aimed on efficient transmission of acquired data from the low resources FPGA equipped with Ethernet PHY to the embedded system, responsible for preprocessing of those data and sending them further via standard network links. The system has been optimized regarding the memory and logic consumption in the FPGA. Implementation based on the Layer 3 protocol allows to minimize latency of the packet acknowledge, which results in reduction of memory requirements on the FPGA side. The driver code has been optimized to avoid unnecessary copying of data between buffers in memory, allowing the user application to access received data via memory mapped buffer. The system has been successfully tested in real hardware. Sources of the whole system are published and freely available under Open Source licences ( partially under GPL, partially under BSD and partially as public domain). © (2013) COPYRIGHT Society of Photo-Optical Instrumentation Engineers (SPIE). Downloading of the abstract is permitted for personal use only.
|Book||Romaniuk Ryszard (eds.): Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2013, vol. 8903, 2013, SPIE P.O. Box 10, Bellingham, Washington 98227-0010 USA , SPIE, ISBN 9780819497857, [ISSN 0277-786X ], 410 p., DOI:10.1117/12.2049644|
|Keywords in English||FPGA, Ethernet, Embedded systems, Data acquisition system, Layer 3 protocol, data transmission, open source|
|Score|| = 10.0, 29-08-2020, BookChapterMatConfByIndicator|
= 15.0, 29-08-2020, BookChapterMatConfByIndicator
|Publication indicators||= 3; = 1; = 4.0|
|Citation count*||4 (2020-08-22)|
* presented citation count is obtained through Internet information analysis and it is close to the number calculated by the Publish or Perish system.