New trends in logic synthesis for both digital designing and data processing
Grzegorz Borowik , Tadeusz Łuba , Krzysztof Poźniak
AbstractFPGA devices are equipped with memory-based structures. These memories act as very large logic cells where the number of inputs equals the number of address lines. At the same time, there is a huge demand in the market of Internet of Things for devices implementing virtual routers, intrusion detection systems, etc.; where such memories are crucial for realizing pattern matching circuits, IP address tables, and other. Unfortunately, existing CAD tools are not well suited to utilize capabilities that such large memory blocks offer due to the lack of appropriate synthesis procedures. This paper presents methods which are useful for memory-based implementations: minimization of the number of input variables and functional decomposition.
|Publication size in sheets||0.5|
|Book||Romaniuk Ryszard (eds.): Proc. SPIE. 10031, Photonics Applications in Astronomy, Communications, Industry, and High-Energy Physics Experiments 2016, vol. 10031, 2016, SPIE , ISBN 9781510604858, [781510604865 (electronic) ], 1170 p., DOI:10.1117/12.2257157|
|Keywords in English||functional decomposition, complement, minimal cover, indispensable variable, argument reduction.|
|Project||The Develpment of Digital Communicatios. Project leader: Siuzdak Jerzy,
, Phone: +48 22 234-7868, start date 27-04-2015, end date 31-12-2016, IT/2015/statut, Completed
|Score|| = 15.0, 05-02-2020, BookChapterMatConfByConferenceseries|
= 15.0, 05-02-2020, BookChapterMatConfByConferenceseries
|Publication indicators||= 0; = 2.0|
|Citation count*||2 (2020-07-08)|
* presented citation count is obtained through Internet information analysis and it is close to the number calculated by the Publish or Perish system.