A High-Performance Architecture of JPEG2000 Encoder

Damian Modrzyk , Michał Staworko


This article presents hardware architecture of JPEG2000 encoder core, oriented for HD video broadcast and surveillance applications. Thanks to developed efficient 2-D DWT engine that is capable of computing four coefficients per clock cycle, and adopted two EBCOT TIER-1 modules, with smart switching of the channels, the maximum compression speed of 180 Msamples/s at 100 MHz, in lossy mode is achieved. The architecture is implemented in VHDL and synthesised for FPGA devices, and ASIC 0.13 μm CMOS technology. Performance simulations, conducted on a set of natural images and video sequences, have revealed that the encoder is capable of processing 1080p 4:4:4 signal with a speed of 30 frames per second. Additionally, an excellent quality of reconstructed images has been observed, with respect to the reference, software encoder.
Author Damian Modrzyk
Damian Modrzyk,,
, Michał Staworko (FEIT / IT)
Michał Staworko,,
- The Institute of Telecommunications
Book EUSIPCO 2011 The 2011 European Signal Processing Conference, 2011, EURASIP, 300 p.
URL http://www.eurasip.org/Proceedings/Eusipco/Eusipco2011/papers/1569426061.pdf
Languageen angielski
1569426061.pdf 573.89 KB
Score (nominal)10
Citation count*8 (2016-01-27)
Share Share

Get link to the record

* presented citation count is obtained through Internet information analysis and it is close to the number calculated by the Publish or Perish system.
Are you sure?