Self-Testing of Sequential Circuits Designed for Implementation in FPGA's Embedded Memory Blocks
- Andrzej Kraśniewski
- Record ID
- Proceedings 7th IEEE Workshop on Design and Diagnostics of Electronic Circuits and Systems, 2004, Stara Lesna, Slovakia, IEEE
- Score (nominal)
- Uniform Resource Identifier
* presented citation count is obtained through Internet information analysis and it is close to the number calculated by the Publish or PerishOpening in a new tab system.